diff options
author | Mike Pall <mike> | 2010-11-16 14:06:59 +0100 |
---|---|---|
committer | Mike Pall <mike> | 2010-11-16 15:03:40 +0100 |
commit | 24baf7795574ca40be2c2be8da8cd483551a546a (patch) | |
tree | e3e2629947dc8c8bd2d25d7a6c9ab7db54f814a1 /src/lj_target_x86.h | |
parent | 1de05d1147a6fe69b55111d605eccdedc8c6c993 (diff) | |
download | luajit-24baf7795574ca40be2c2be8da8cd483551a546a.tar.gz luajit-24baf7795574ca40be2c2be8da8cd483551a546a.tar.bz2 luajit-24baf7795574ca40be2c2be8da8cd483551a546a.zip |
Cleanup architecture, ABI and OS definitions.
Diffstat (limited to 'src/lj_target_x86.h')
-rw-r--r-- | src/lj_target_x86.h | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/lj_target_x86.h b/src/lj_target_x86.h index ad4e3d1a..03c52770 100644 --- a/src/lj_target_x86.h +++ b/src/lj_target_x86.h | |||
@@ -40,7 +40,7 @@ enum { | |||
40 | 40 | ||
41 | /* These definitions must match with the *.dasc file(s): */ | 41 | /* These definitions must match with the *.dasc file(s): */ |
42 | RID_BASE = RID_EDX, /* Interpreter BASE. */ | 42 | RID_BASE = RID_EDX, /* Interpreter BASE. */ |
43 | #if LJ_64 && !defined(_WIN64) | 43 | #if LJ_64 && !LJ_ABI_WIN |
44 | RID_PC = RID_EBX, /* Interpreter PC. */ | 44 | RID_PC = RID_EBX, /* Interpreter PC. */ |
45 | RID_DISPATCH = RID_R14D, /* Interpreter DISPATCH table. */ | 45 | RID_DISPATCH = RID_R14D, /* Interpreter DISPATCH table. */ |
46 | #else | 46 | #else |
@@ -74,7 +74,7 @@ enum { | |||
74 | /* ABI-specific register sets. */ | 74 | /* ABI-specific register sets. */ |
75 | #define RSET_ACD (RID2RSET(RID_EAX)|RID2RSET(RID_ECX)|RID2RSET(RID_EDX)) | 75 | #define RSET_ACD (RID2RSET(RID_EAX)|RID2RSET(RID_ECX)|RID2RSET(RID_EDX)) |
76 | #if LJ_64 | 76 | #if LJ_64 |
77 | #ifdef _WIN64 | 77 | #if LJ_ABI_WIN |
78 | /* Windows x64 ABI. */ | 78 | /* Windows x64 ABI. */ |
79 | #define RSET_SCRATCH \ | 79 | #define RSET_SCRATCH \ |
80 | (RSET_ACD|RSET_RANGE(RID_R8D, RID_R11D+1)|RSET_RANGE(RID_XMM0, RID_XMM5+1)) | 80 | (RSET_ACD|RSET_RANGE(RID_R8D, RID_R11D+1)|RSET_RANGE(RID_XMM0, RID_XMM5+1)) |
@@ -117,7 +117,7 @@ enum { | |||
117 | ** SPS_FIRST: First spill slot for general use. Reserve min. two 32 bit slots. | 117 | ** SPS_FIRST: First spill slot for general use. Reserve min. two 32 bit slots. |
118 | */ | 118 | */ |
119 | #if LJ_64 | 119 | #if LJ_64 |
120 | #ifdef _WIN64 | 120 | #if LJ_ABI_WIN |
121 | #define SPS_FIXED (4*2) | 121 | #define SPS_FIXED (4*2) |
122 | #define SPS_FIRST (4*2) /* Don't use callee register save area. */ | 122 | #define SPS_FIRST (4*2) /* Don't use callee register save area. */ |
123 | #else | 123 | #else |