| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | String buffers, part 3c: Add IRBUFHDR_WRITE mode. | Mike Pall | 2021-07-19 | 1 | -1/+1 |
| | | | | | Sponsored by fmad.io. | ||||
| * | Merge branch 'master' into v2.1 | Mike Pall | 2021-01-02 | 1 | -1/+1 |
| |\ | |||||
| | * | Bump copyright date. | Mike Pall | 2021-01-02 | 1 | -1/+1 |
| | | | |||||
| * | | Improve assertions. | Mike Pall | 2020-06-15 | 1 | -10/+12 |
| | | | |||||
| * | | Merge branch 'master' into v2.1 | Mike Pall | 2020-01-20 | 1 | -1/+1 |
| |\| | |||||
| | * | Bump copyright date. | Mike Pall | 2020-01-20 | 1 | -1/+1 |
| | | | |||||
| * | | MIPS: Add MIPS64 R6 port. | Mike Pall | 2020-01-20 | 1 | -1/+14 |
| | | | | | | | | | | | | | Contributed by Hua Zhang, YunQiang Su from Wave Computing, and Radovan Birdic from RT-RK. Sponsored by Wave Computing. | ||||
| * | | MIPS64: Add soft-float support to JIT compiler backend. | Mike Pall | 2017-06-07 | 1 | -0/+2 |
| | | | | | | | | | | | Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com. Sponsored by Cisco Systems, Inc. | ||||
| * | | MIPS64, part 2: Add MIPS64 hard-float JIT compiler backend. | Mike Pall | 2017-02-20 | 1 | -14/+93 |
| | | | | | | | | | | | Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com. Sponsored by Cisco Systems, Inc. | ||||
| * | | Merge branch 'master' into v2.1 | Mike Pall | 2017-01-17 | 1 | -1/+1 |
| |\| | |||||
| | * | Bump copyright date to 2017. | Mike Pall | 2017-01-17 | 1 | -1/+1 |
| | | | |||||
| * | | Generalize deferred constant handling in backend to 64 bit. | Mike Pall | 2016-11-21 | 1 | -2/+2 |
| | | | |||||
| * | | MIPS: Support MIPS16 interlinking. | Mike Pall | 2016-06-08 | 1 | -1/+2 |
| | | | |||||
| * | | MIPS64, part 1: Add MIPS64 support to interpreter. | Mike Pall | 2016-05-28 | 1 | -1/+1 |
| | | | | | | | | | | | Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com. Sponsored by Cisco Systems, Inc. | ||||
| * | | Embed 64 bit constants directly in the IR, using two slots. | Mike Pall | 2016-05-23 | 1 | -2/+2 |
| | | | | | | | | | Contributed by Peter Cawley. | ||||
| * | | Merge branch 'master' into v2.1 | Mike Pall | 2016-03-03 | 1 | -1/+1 |
| |\| | |||||
| | * | Bump copyright date to 2016. | Mike Pall | 2016-03-03 | 1 | -1/+1 |
| | | | |||||
| * | | MIPS: Add soft-float support to JIT compiler backend. | Mike Pall | 2016-02-10 | 1 | -4/+6 |
| | | | |||||
| * | | Merge branch 'master' into v2.1 | Mike Pall | 2015-01-06 | 1 | -1/+1 |
| |\| | |||||
| | * | Bump copyright date to 2015. | Mike Pall | 2015-01-05 | 1 | -1/+1 |
| | | | |||||
| * | | Merge branch 'master' into v2.1 | Mike Pall | 2014-01-16 | 1 | -1/+1 |
| |\| | |||||
| | * | Bump copyright date to 2014. | Mike Pall | 2014-01-16 | 1 | -1/+1 |
| | | | |||||
| * | | Add generic load/store with offset to assembler backends. | Mike Pall | 2013-04-21 | 1 | -8/+8 |
| |/ | |||||
| * | Bump copyright date to 2013. | Mike Pall | 2013-02-11 | 1 | -1/+1 |
| | | |||||
| * | Fix PHI stack slot syncing. | Mike Pall | 2012-05-07 | 1 | -0/+6 |
| | | |||||
| * | MIPS: Integrate and enable JIT compiler. | Mike Pall | 2012-03-30 | 1 | -0/+205 |
 |
index : luajit | |
| A mirror of https://luajit.org/git/luajit.git |
| aboutsummaryrefslogtreecommitdiff |