summaryrefslogtreecommitdiff
path: root/src/lib/libcrypto/sha/asm/sha1-586.pl
diff options
context:
space:
mode:
Diffstat (limited to 'src/lib/libcrypto/sha/asm/sha1-586.pl')
-rw-r--r--src/lib/libcrypto/sha/asm/sha1-586.pl10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/lib/libcrypto/sha/asm/sha1-586.pl b/src/lib/libcrypto/sha/asm/sha1-586.pl
index 6fbea34d78..d29ed84706 100644
--- a/src/lib/libcrypto/sha/asm/sha1-586.pl
+++ b/src/lib/libcrypto/sha/asm/sha1-586.pl
@@ -303,15 +303,15 @@ if ($xmm) {
303 303
304 &mov ($A,&DWP(0,$T)); 304 &mov ($A,&DWP(0,$T));
305 &mov ($D,&DWP(4,$T)); 305 &mov ($D,&DWP(4,$T));
306 &test ($D,1<<9); # check SSSE3 bit 306 &test ($D,"\$IA32CAP_MASK1_SSSE3"); # check SSSE3 bit
307 &jz (&label("x86")); 307 &jz (&label("x86"));
308 &test ($A,1<<24); # check FXSR bit 308 &test ($A,"\$IA32CAP_MASK0_FXSR"); # check FXSR bit
309 &jz (&label("x86")); 309 &jz (&label("x86"));
310 if ($ymm) { 310 if ($ymm) {
311 &and ($D,1<<28); # mask AVX bit 311 &and ($D,"\$IA32CAP_MASK1_AVX"); # mask AVX bit
312 &and ($A,1<<30); # mask "Intel CPU" bit 312 &and ($A,"\$IA32CAP_MASK0_INTEL"); # mask "Intel CPU" bit
313 &or ($A,$D); 313 &or ($A,$D);
314 &cmp ($A,1<<28|1<<30); 314 &cmp ($A,"\$(IA32CAP_MASK1_AVX | IA32CAP_MASK0_INTEL)");
315 &je (&label("avx_shortcut")); 315 &je (&label("avx_shortcut"));
316 } 316 }
317 &jmp (&label("ssse3_shortcut")); 317 &jmp (&label("ssse3_shortcut"));