diff options
author | Mike Pall <mike> | 2010-12-05 01:14:18 +0100 |
---|---|---|
committer | Mike Pall <mike> | 2010-12-05 01:14:18 +0100 |
commit | 559545eb6dc098594f957b09217ac3507b56eb3c (patch) | |
tree | 4d827450e97e478a435c1e4c3cba3e94a0840a59 | |
parent | ffa5a2b045b5c55b39f15982e07c0833f687c91a (diff) | |
download | luajit-559545eb6dc098594f957b09217ac3507b56eb3c.tar.gz luajit-559545eb6dc098594f957b09217ac3507b56eb3c.tar.bz2 luajit-559545eb6dc098594f957b09217ac3507b56eb3c.zip |
Whitespace.
-rw-r--r-- | dynasm/dasm_ppc.lua | 8 | ||||
-rw-r--r-- | dynasm/dasm_x86.lua | 2 |
2 files changed, 5 insertions, 5 deletions
diff --git a/dynasm/dasm_ppc.lua b/dynasm/dasm_ppc.lua index 15c1a989..d18fae48 100644 --- a/dynasm/dasm_ppc.lua +++ b/dynasm/dasm_ppc.lua | |||
@@ -252,13 +252,13 @@ local map_op = { | |||
252 | addis_3 = "3c000000RR0I", | 252 | addis_3 = "3c000000RR0I", |
253 | lis_2 = "3c000000RI", | 253 | lis_2 = "3c000000RI", |
254 | lus_2 = "3c000000RU", | 254 | lus_2 = "3c000000RU", |
255 | bc_3 = "40000000AAK", | 255 | bc_3 = "40000000AAK", |
256 | bcl_3 = "40000001AAK", | 256 | bcl_3 = "40000001AAK", |
257 | bdnz_1 = "42000000K", | 257 | bdnz_1 = "42000000K", |
258 | bdz_1 = "42400000K", | 258 | bdz_1 = "42400000K", |
259 | sc_0 = "44000000", | 259 | sc_0 = "44000000", |
260 | b_1 = "48000000J", | 260 | b_1 = "48000000J", |
261 | bl_1 = "48000001J", | 261 | bl_1 = "48000001J", |
262 | rlwimi_5 = "50000000RR~AAA.", | 262 | rlwimi_5 = "50000000RR~AAA.", |
263 | rlwinm_5 = "54000000RR~AAA.", | 263 | rlwinm_5 = "54000000RR~AAA.", |
264 | rlwnm_5 = "5c000000RR~RAA.", | 264 | rlwnm_5 = "5c000000RR~RAA.", |
diff --git a/dynasm/dasm_x86.lua b/dynasm/dasm_x86.lua index eb0568de..5e12d23c 100644 --- a/dynasm/dasm_x86.lua +++ b/dynasm/dasm_x86.lua | |||
@@ -1699,7 +1699,7 @@ if x64 then | |||
1699 | end | 1699 | end |
1700 | op64 = params[2] | 1700 | op64 = params[2] |
1701 | opcode = 0xb8 + (a.reg%8) -- !x64: no VREG support. | 1701 | opcode = 0xb8 + (a.reg%8) -- !x64: no VREG support. |
1702 | rex = a.reg > 7 and 9 or 8 | 1702 | rex = a.reg > 7 and 9 or 8 |
1703 | end | 1703 | end |
1704 | end | 1704 | end |
1705 | wputop(sz, opcode, rex) | 1705 | wputop(sz, opcode, rex) |