aboutsummaryrefslogtreecommitdiff
path: root/src/lj_asm_x86.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* Increase range of GG_State loads via IR_FLOAD with REF_NIL.Mike Pall2016-11-191-2/+2
* LJ_GC64: Various followup fixes.Mike Pall2016-10-201-8/+9
* LJ_GC64: Fix HREF for pointers.Mike Pall2016-10-191-0/+11
* x64/LJ_GC64: Fix code generation for IR_KNULL call argument.Mike Pall2016-06-051-1/+1
* LJ_GC64: Ensure all IR slot fields are initialized.Mike Pall2016-06-031-0/+1
* Proper fix for LJ_GC64 changes to asm_href().Mike Pall2016-05-281-2/+4
* Fix collateral damage from LJ_GC64 changes to asm_href().Mike Pall2016-05-281-2/+1
* Merge branch 'master' into v2.1Mike Pall2016-05-231-4/+17
|\
| * x86: Don't spill an explicit REF_BASE in the IR.Mike Pall2016-05-231-3/+3
* | x64/LJ_GC64: Add missing backend support and enable JIT compilation.Mike Pall2016-05-231-53/+377
* | LJ_FR2: Add support for trace recording and snapshots.Mike Pall2016-05-231-4/+18
* | Embed 64 bit constants directly in the IR, using two slots.Mike Pall2016-05-231-11/+15
* | Add IR_FLOAD with REF_NIL for field loads from GG_State.Mike Pall2016-05-211-1/+10
* | Move common 32/64 bit in-memory FP constants to jit_State.Mike Pall2016-05-211-10/+6
* | Merge branch 'master' into v2.1Mike Pall2016-05-201-1/+0
|\|
| * Add guard for obscure aliasing between open upvalues and SSA slots.Mike Pall2016-05-201-1/+0
* | Merge branch 'master' into v2.1Mike Pall2016-05-061-3/+3
|\|
| * x86/x64: Fix instruction length decoder.Mike Pall2016-05-061-3/+3
* | Merge branch 'master' into v2.1Mike Pall2016-04-181-11/+11
|\|
| * Whitespace.Mike Pall2016-04-181-11/+11
* | Merge branch 'master' into v2.1Mike Pall2016-04-181-9/+104
|\|
| * x86/x64: Search for exit jumps with instruction length decoder.Mike Pall2016-04-181-9/+104
* | x86: Generate BMI2 shifts and rotates, if available.Mike Pall2016-03-281-6/+22
* | Merge branch 'master' into v2.1Mike Pall2016-03-031-1/+1
|\|
| * Bump copyright date to 2016.Mike Pall2016-03-031-1/+1
* | Merge branch 'master' into v2.1Mike Pall2016-02-101-1/+1
|\|
| * Don't allocate unused 2nd result register in JIT compiler backend.Mike Pall2016-02-101-1/+1
* | Merge branch 'master' into v2.1Mike Pall2015-02-211-2/+6
|\|
| * x86/x64: Fix code generation for fused test/arith ops.Mike Pall2015-02-211-2/+6
* | Merge branch 'master' into v2.1Mike Pall2015-01-061-1/+1
|\|
| * Bump copyright date to 2015.Mike Pall2015-01-051-1/+1
* | Add LJ_FR2 mode: Two-slot frame info.Mike Pall2015-01-031-1/+1
* | x86/x64: Drop internal x87 math functions. Use libm functions.Mike Pall2014-12-081-62/+20
* | Merge branch 'master' into v2.1Mike Pall2014-10-081-1/+9
|\|
| * Fix fused constant loads under high register pressure.Mike Pall2014-10-081-1/+9
* | Merge branch 'master' into v2.1Mike Pall2014-05-271-1/+1
|\|
| * x86: Fix code generation for unused result of math.random().Mike Pall2014-05-271-1/+1
* | Merge branch 'master' into v2.1Mike Pall2014-02-201-2/+3
|\|
| * Prevent BASE register coalescing if parent uses IR_RETF.Mike Pall2014-02-191-2/+3
* | Merge branch 'master' into v2.1Mike Pall2014-01-161-1/+1
|\|
| * Bump copyright date to 2014.Mike Pall2014-01-161-1/+1
* | Low-overhead profiler, part 4: JIT compiler support.Mike Pall2013-09-081-0/+10
* | Save currently executing lua_State in g->cur_L.Mike Pall2013-08-301-1/+1
* | FFI: Compile VLA/VLS and large cdata allocs with default initialization.Mike Pall2013-05-241-8/+17
* | Merge branch 'master' into v2.1Mike Pall2013-05-161-2/+2
|\|
| * Handle calls with max. args in backends even after SPLIT.Mike Pall2013-05-161-2/+2
* | Refactor CCallInfo representation for split arguments.Mike Pall2013-05-131-2/+2
* | Combine IR instruction dispatch for all assembler backends.Mike Pall2013-04-221-172/+107
* | Use same HREF+EQ/NE optimization in all assembler backends.Mike Pall2013-04-221-29/+17
* | Reorganize generic operations common to all assembler backends.Mike Pall2013-04-221-122/+53
generated by cgit v1.2.3-55-g6feb (git 2.39.1) at 2025-04-10 04:08:06 +0000