aboutsummaryrefslogtreecommitdiff
path: root/src (follow)
Commit message (Expand)AuthorAgeFilesLines
...
* | FFI: Fix ffi.abi("pauth").Mike Pall2023-09-251-1/+1
* | Merge branch 'master' into v2.1Mike Pall2023-09-221-1/+1
|\|
| * Maintain chain invariant in DCE.Mike Pall2023-09-221-1/+1
* | LJ_FR2: Fix stack checks in vararg calls.Mike Pall2023-09-214-2/+4
* | Merge branch 'master' into v2.1Mike Pall2023-09-211-1/+1
|\|
| * Follow-up fix for stack overflow handling cleanup.Mike Pall2023-09-211-1/+1
* | Handle OOM error on stack resize in coroutine.resume and lua_checkstack.Mike Pall2023-09-214-2/+23
* | Restore cur_L for specific Lua/C API use case.Mike Pall2023-09-211-1/+4
* | Consistently use 64 bit constants for 64 bit IR instructions.Mike Pall2023-09-214-17/+24
* | ARM64: Fix IR_HREF code generation for constant FP keys.Mike Pall2023-09-211-15/+14
* | ARM64: Fuse negative 32 bit constants into arithmetic ops again.Mike Pall2023-09-211-1/+2
* | Merge branch 'master' into v2.1Mike Pall2023-09-213-15/+31
|\|
| * Handle all stack layouts in (delayed) TRACE vmevent.Mike Pall2023-09-211-10/+16
| * Add missing coercion when recording select(string, ...)Mike Pall2023-09-211-1/+4
| * Cleanup stack overflow handling.Mike Pall2023-09-211-4/+11
* | Windows/ARM64: Add MSVC cross-build support for x64 to ARM64.Mike Pall2023-09-171-1/+14
* | IR_MIN/IR_MAX is non-commutative due to underlying FPU ops.Mike Pall2023-09-171-2/+2
* | ARM64: Set fixed interpreter registers before rethrow.Mike Pall2023-09-171-4/+4
* | Windows: Call C++ destructors without compiling with /EHa.Mike Pall2023-09-151-6/+29
* | Windows: Pass scratch CONTEXT record to RtlUnwindEx.Mike Pall2023-09-151-2/+3
* | ARM64: External unwinder already restores non-volatile registers.Mike Pall2023-09-151-4/+4
* | Windows/ARM64: Fix exception unwinding (again).Mike Pall2023-09-152-16/+38
* | Windows/ARM64: Fix typo in exception unwinding.Mike Pall2023-09-111-1/+1
* | FFI: Fix 64 bit shift fold rules.Mike Pall2023-09-111-4/+4
* | Windows/ARM64: Support Windows calling conventions.Mike Pall2023-09-114-9/+36
* | Windows/ARM64: Fix exception unwinding.Mike Pall2023-09-112-11/+13
* | ARM64: Remove unneeded IRCALL_* defs for math intrinsics.Mike Pall2023-09-111-1/+1
* | Fix Cygwin build.Mike Pall2023-09-111-1/+1
* | Merge branch 'master' into v2.1Mike Pall2023-09-101-0/+1
|\|
| * Allow path overrides in genversion.lua with minilua, too.Mike Pall2023-09-101-0/+1
* | Windows/ARM64: Add initial support.Mike Pall2023-09-107-37/+147
* | Merge branch 'master' into v2.1Mike Pall2023-09-092-4/+14
|\|
| * Improve architecture detection error messages.Mike Pall2023-09-092-8/+16
* | ARM64: Fuse rotates into logical operands.Mike Pall2023-09-091-2/+6
* | ARM64: Don't fuse sign extensions into logical operands.Mike Pall2023-09-091-7/+4
* | ARM64: Disassemble rotates on logical operands.Mike Pall2023-09-091-25/+17
* | Merge branch 'master' into v2.1Mike Pall2023-09-091-2/+5
|\|
| * ARM: Fix stack check code generation.Mike Pall2023-09-091-2/+5
* | ARM64: Fix LDP/STP fusion (again).Mike Pall2023-09-091-4/+13
* | ARM64: Ensure branch is in range before emitting TBZ/TBNZ.Mike Pall2023-09-091-10/+14
* | Merge branch 'master' into v2.1Mike Pall2023-09-091-1/+1
|\|
| * Fix mcode limit check for non-x86 archs.Mike Pall2023-09-091-1/+1
* | ARM64: Improve BC_JLOOP.Mike Pall2023-09-091-2/+1
* | ARM64: Improve integer IR_MUL code generation.Mike Pall2023-09-091-2/+1
* | ARM64: Simplify code generation for IR_STRTO.Mike Pall2023-09-091-7/+4
* | ARM64: Use RID_TMP instead of scratch register in more places.Mike Pall2023-09-091-13/+10
* | ARM64: Improve IR_OBAR code generation.Mike Pall2023-09-091-5/+3
* | ARM64: Improve IR_UREF code generation.Mike Pall2023-09-091-8/+6
* | ARM64: Improve IR_HREF code generation.Mike Pall2023-09-091-86/+40
* | ARM64: Reload BASE via GL instead of spilling it.Mike Pall2023-09-092-55/+38