summaryrefslogtreecommitdiff
path: root/src/lib
diff options
context:
space:
mode:
Diffstat (limited to 'src/lib')
-rwxr-xr-xsrc/lib/libcrypto/sha/asm/sha512-ppc.pl2
-rwxr-xr-xsrc/lib/libssl/src/crypto/sha/asm/sha512-ppc.pl2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/lib/libcrypto/sha/asm/sha512-ppc.pl b/src/lib/libcrypto/sha/asm/sha512-ppc.pl
index 6b44a68e59..f561f313c6 100755
--- a/src/lib/libcrypto/sha/asm/sha512-ppc.pl
+++ b/src/lib/libcrypto/sha/asm/sha512-ppc.pl
@@ -20,7 +20,7 @@
20# 20#
21# (*) 64-bit code in 32-bit application context, which actually is 21# (*) 64-bit code in 32-bit application context, which actually is
22# on TODO list. It should be noted that for safe deployment in 22# on TODO list. It should be noted that for safe deployment in
23# 32-bit *mutli-threaded* context asyncronous signals should be 23# 32-bit *mutli-threaded* context asynchronous signals should be
24# blocked upon entry to SHA512 block routine. This is because 24# blocked upon entry to SHA512 block routine. This is because
25# 32-bit signaling procedure invalidates upper halves of GPRs. 25# 32-bit signaling procedure invalidates upper halves of GPRs.
26# Context switch procedure preserves them, but not signaling:-( 26# Context switch procedure preserves them, but not signaling:-(
diff --git a/src/lib/libssl/src/crypto/sha/asm/sha512-ppc.pl b/src/lib/libssl/src/crypto/sha/asm/sha512-ppc.pl
index 6b44a68e59..f561f313c6 100755
--- a/src/lib/libssl/src/crypto/sha/asm/sha512-ppc.pl
+++ b/src/lib/libssl/src/crypto/sha/asm/sha512-ppc.pl
@@ -20,7 +20,7 @@
20# 20#
21# (*) 64-bit code in 32-bit application context, which actually is 21# (*) 64-bit code in 32-bit application context, which actually is
22# on TODO list. It should be noted that for safe deployment in 22# on TODO list. It should be noted that for safe deployment in
23# 32-bit *mutli-threaded* context asyncronous signals should be 23# 32-bit *mutli-threaded* context asynchronous signals should be
24# blocked upon entry to SHA512 block routine. This is because 24# blocked upon entry to SHA512 block routine. This is because
25# 32-bit signaling procedure invalidates upper halves of GPRs. 25# 32-bit signaling procedure invalidates upper halves of GPRs.
26# Context switch procedure preserves them, but not signaling:-( 26# Context switch procedure preserves them, but not signaling:-(