aboutsummaryrefslogtreecommitdiff
path: root/src/lj_asm_arm64.h (follow)
Commit message (Expand)AuthorAgeFilesLines
* Compile table traversals: next(), pairs(), BC_ISNEXT/BC_ITERN.Mike Pall2021-09-191-1/+8
* Use IR_HIOP for generalized two-register returns.Mike Pall2021-09-191-4/+21
* Refactor IR_VLOAD to take an offset.Mike Pall2021-09-191-0/+1
* MIPS: Fix trace linking.Mike Pall2021-09-191-0/+6
* String buffers, part 3c: Add IRBUFHDR_WRITE mode.Mike Pall2021-07-191-0/+15
* String buffers, part 3a: Add IR_TMPREF for passing TValues to helpers.Mike Pall2021-07-191-12/+16
* Add IRCONV_NONE for pass-through INT to I64/U64 type change.Mike Pall2021-07-191-1/+1
* ARM64: More improvements to the generation of immediates.Mike Pall2021-06-031-15/+8
* Merge branch 'master' into v2.1Mike Pall2021-01-021-1/+1
* ARM64: Followup fix for exit branch patching.Mike Pall2020-09-281-1/+1
* Merge branch 'master' into v2.1Mike Pall2020-09-271-2/+11
* Redesign and harden string interning.Mike Pall2020-06-231-2/+2
* Improve assertions.Mike Pall2020-06-151-41/+54
* Remove pow() splitting and cleanup backends.Mike Pall2020-05-231-38/+1
* Cleanup math function compilation and fix inconsistencies.Mike Pall2020-05-221-1/+0
* Fix math.min()/math.max() inconsistencies.Mike Pall2020-05-221-3/+3
* ARM64: Fix {AHUV}LOAD specialized to nil/false/true.Mike Pall2020-05-181-1/+1
* Merge branch 'master' into v2.1Mike Pall2020-01-201-1/+1
* ARM64: Avoid side-effects of constant rematerialization.Mike Pall2019-02-041-17/+29
* ARM64: Fix exit stub patching.Mike Pall2018-06-241-27/+37
* ARM64: Fix assembly of HREFK.Mike Pall2017-11-081-6/+5
* ARM64: Add big-endian support.Mike Pall2017-03-301-14/+28
* ARM64: Fix XLOAD/XSTORE with FP operand.Mike Pall2017-03-201-1/+1
* ARM64: Cleanup and de-cargo-cult TValue store generation.Mike Pall2017-02-201-49/+27
* ARM64: Fix AREF/HREF/UREF fusion.Mike Pall2017-02-161-1/+1
* Merge branch 'master' into v2.1Mike Pall2017-01-171-1/+1
* ARM64: Fuse BOR/BXOR and BNOT into ORN/EON.Mike Pall2016-12-151-17/+35
* ARM64: Use the correct FUSE check.Mike Pall2016-12-091-8/+9
* ARM64: Fuse BOR(BSHL, BSHR) into EXTR/ROR.Mike Pall2016-12-091-1/+35
* ARM64: Fix code generation for S19 offsets.Mike Pall2016-12-081-1/+1
* ARM64: Fuse various BAND/BSHL/BSHR/BSAR combinations.Mike Pall2016-12-081-6/+54
* ARM64: Fuse FP multiply-add/sub.Mike Pall2016-12-081-2/+25
* ARM64: Fuse XLOAD/XSTORE with STRREF/ADD/BSHL/CONV.Mike Pall2016-12-071-6/+47
* ARM64: Reorganize operand extension definitions.Mike Pall2016-12-071-4/+4
* ARM64: Make use of tbz/tbnz and cbz/cbnz.Mike Pall2016-11-291-17/+66
* ARM64: Emit more efficient trace exits.Mike Pall2016-11-241-39/+32
* ARM64: Add JIT compiler backend.Mike Pall2016-11-201-0/+1823
generated by cgit v1.2.3-55-g6feb (git 2.39.1) at 2025-04-11 12:03:35 +0000